Introduction
The reduction of the equivalent oxide thickness (EOT) of the gate oxide has emerged as one of the most difficult tasks addressing future CMOS technology. In order to overcome gate tunneling, the introduction of so-called high-κ materials will be necessary [1] . Hafnium dioxide, HfO 2 [2] , zirconium dioxide, ZrO 2 [3] , and their silicates are assumed to be the most promising candidates to fulfil the crucial demands necessary for a successful integration of high-κ  dielectrics into CMOS devices.
Along with the introduction of high-κ dielectrics, metal gates are anticipated to be introduced [1] to circumvent polysilicon-gate depletion [4] and high gate-resistance. Midgap-metal and dual-work-function gate technology are the two main concepts addressing the implementation of metal gates. Whereas TiN is a promising candidate to be applied as mid-gap metal gate [5] , Mo is a suitable candidate for a single-metal, tunable dual-work-function technology [6] .
By this work, we present a comprehensive study on Mo-and TiN MOS capacitors, including MOCVD-deposited ZrO 2 or HfO 2 as gate isolator, and the impact of annealing on slow and fast interface traps.
Experimental
As substrates we used boron-doped (100)-silicon wafers with a resistivity of 0.04 -2.0 Ωcm. The substrates were subjected to a modified RCA-clean and a finalizing HFdip immediately prior to deposition. ZrO 2 and HfO 2 thin films were deposited by MOCVD in a horizontal hot-wall reactor equipped with a bubbler system. Postdeposition annealing (PDA) of the samples was done in forming gas atmosphere (FGA) at 650°C. Subsequently, ~100 nm thick gate metals -in which the gate metal patterning was done by a lift-off process -were deposited on the high-κ dielectrics without capping to complete metal-oxide-semiconductor (MOS) capacitors. Finally, postmetallization annealing (PMA) in FGA and in some cases additionally high temperature annealing (RTA) in N 2 atmosphere has been applied.
Capacitance-Voltage (C-V) and Current-Voltage (I-V) characterizations have been performed, prior and after to the different annealing steps to evaluate electrical characteristics, respectively. To eliminate any parasitic series resistance in accumulation, all C-V curves have been corrected [7] , and consequently EOT and Flatband voltage V FB were deduced from quasistatic C-V measurements.
Results
Results for HfO 2 or ZrO 2 as gate dielectric are in general similar and comparable to each other. They revealed that PMA in FGA is effective in annealing out interface traps located in the Si bandgap in all investigated devices. Additionally, oxide charges are neutralized, as can be concluded from a shift of V FB to more positive values in the C-V characteristics. The leakage current slightly rises due to PMA and we suppose thermodynamical reactions within the dielectrics during the thermal treatment to be responsible for this behavior.
The RTA treated samples exhibit a clearly decreased oxide charge density, but also an increase of C oxide in accumulation, as well as an undesirable high leakage current. We therefore assume a crystallization process of the gate oxide that takes place during RTA and changes the bulk characteristics. High resolution-Transmission electron microscopy (HR-TEM) measurements, which reveal interfacial SiO 2 that might form already during PDA, support this assumption. Figure 1 shows C-V and I-V (inset) measurements for various frequencies for a TiN/ZrO 2 /p-Si capacitor after PMA at 450°C in FGA. Only a small hump around ~0.25 V due to interface traps in the silicon bandgap can be seen. Up to at least 450°C, this gate stack shows thermodynamical stability. 
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C-V and I-V (inset) measurements for various frequencies for a Mo/HfO 2 /p-Si capacitor are shown in Fig. 2 . Thermal treatment included PMA at 450°C in FGA and RTA at 950°C in N 2 . A hump around ~0.0 V due to interface traps in the silicon bandgap can be seen. Leakage current after RTA is undesirably high, probably due to crystallization of the gate oxide during annealing. 
Summary
A summary of the investigated gate stacks is shown in 
